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An innovative approach is proposed for epitaxial growth of high Ge content, relaxed Si1−xGex buffer
layers on a Si001 substrate. The advantages of the technique are demonstrated by growing such
structures via chemical vapor deposition and their characterization. Relaxed Ge is first grown on the
substrate followed by the reverse grading approach to reach a final buffer composition of 0.78. The
optimized buffer structure is only 2.8 m thick and demonstrates a low surface threading
dislocation density of 4106 cm−2, with a surface roughness of 2.6 nm. The buffers demonstrate a
relaxation of up to 107%. © 2008 American Institute of Physics. DOI: 10.1063/1.3023068
Strained Ge has been shown to offer increased hole
mobility1 and can be realized by epitaxial growth of Ge on a
relaxed Si1−xGex /Si001 substrate with a different lattice
constant.2 These lattice-parameter controlled substrates,
known as “virtual substrates” VSs, are required to provide
an interface to the ubiquitous Si wafer and must accommo-
date the change in lattice parameter without compromising
the final layer quality by introducing excessive threading dis-
locations or surface roughening. Commonly, they consist of
relaxed Si1−xGex buffers grown on Si001 substrate. A high
Ge fraction in the range of 0.6x0.9 is required to allow
a reasonable thickness of compressive strained Ge to be
grown without exceeding the critical thickness. These lattice-
parameter tunable substrates are also of great interest for
optoelectronic applications, as they provide a route to inte-
grating existing III-V technologies with Si.
Using reduced pressure chemical vapor deposition RP-
CVD, Si and SiGe epitaxial films can be grown of very high
structural quality, often exceeding that obtained using mo-
lecular beam epitaxy MBE. As these buffer structures are
relatively thick, growth by solid-source MBE with growth
rates of about 0.1 nm /s would be extremely slow whereas
rates of 5 nm /s are easily achievable by RP-CVD. An added
bonus with RP-CVD is that the residual H2 gas acts as a
surfactant and suppresses surface roughness during growth.
The high quality high Ge content buffers are typically
grown by two major techniques by CVD. The first is through
a two temperature growth method directly on the Si001
substrate.3,4 The second is by a slow grading of a buffer
structure,5,6 which, for such high-composition layers leads to
a relatively thick structure, typically 8–12 m, since a Ge
grading rate of 10% /m and a 1–2 m Si1−xGex cap layer
have to be grown to obtain a root mean square rms surface
roughness of 8–15 nm Refs. 6–8 and threading disloca-
tions density TDD in the range 106 cm−2 or below. In this
work, we introduce an innovative approach to producing
high Ge composition Si1−xGex relaxed buffer of relatively
small thickness and high quality.
The Si0.22Ge0.78 /RLG /Ge /Si001 VS design is shown
in Fig. 1. The structures were grown by RP-CVD in an ASM
Epsilon 2000 reactor with GeH4 and SiH2Cl2 as gaseous pre-
cursors. Initially, a relatively high quality 1 m Ge layer was
grown directly on the Si001 substrate using the two tem-
perature growth method.3,4 This allows dislocations to nucle-
ate while keeping the roughness to a minimum at the initial
lower temperature and then allows the dislocations to glide
during the higher temperature phase, the temperatures used
were 400 °C for the initial seed layer then 670 °C for the
high temperature layer. After this, the reverse linear graded
RLG layer was deposited at a high growth temperature of
850 °C, with the Ge content reducing linearly from x=1 to
x=0.78 over a thickness tLG, which was varied from
50 to 5000 nm corresponding to a range of effective grading
rates between 440% /m and 4.4% /m. Finally, a 1.1 m
constant composition Si0.22Ge0.78 layer was grown. The grad-
ing was achieved by keeping the GeH4 flow constant and
reducing the SiH2Cl2 flow. The grading was calibrated in 5%
composition steps to account for the increase in growth rate
from 1.26 nm /s at pure Ge to 4.74 nm /s at Si0.2Ge0.8. The
linear grading profile was confirmed through high energy
secondary ion mass spectroscopy. Alongside these wafers, a
pure Ge layer and another without a graded layer were also
fabricated as controls. In this letter, we will demonstrate and
discuss the results of characterization for the optimum struc-
ture with tLG of 800 nm corresponding to an effective grad-
ing rate of 27.5% /m.
The unique feature of the proposed VSs is that the alloy
content is graded down from a relatively high quality, relaxed
pure Ge interlayer to the required final composition instead
of grading up from the Si wafer. As well as producing thin-
ner VSs, the main advantage from having the buffer relax
under biaxial tensile strain rather than the compressive strain
is that the buffer layers will remain smoother during growth.9
To view threading dislocation formation and establish
the actual layer thicknesses, cross-sectional transmission
electron microscopy TEM investigations were performed
along the 110 plane using a JEOL 2000FX TEM at 200 kV.
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FIG. 1. Schematic design of the reverse linear graded
Si0.22Ge0.78 /RLG /Ge /Si001 VS.
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Figure 2 shows how the initial 100 nm Ge seed is riddled
with defects, while no defects can be observed in the high
temperature Ge layer indicating a TDD below 108 cm−2.
From a sample of ten such images, the TDD reaching the
surface of the Ge layer was estimated to be 5107 cm−2.
Within the reverse graded layer misfit dislocations, needed to
relax the top composition layer, are generated. These can be
seen to be confined to this graded layer, as with linear “for-
ward graded” structures. Due to the tensile strain imposed on
the graded region by the Ge layer, microtwins are initially
formed in the graded layer and extend down into the Ge
layer. Finally, the constant composition Si0.22Ge0.78 layer is
seen to be 1.1 m thick, again with very few defects.
The TDD reaching the top surface was measured
through selective etching and viewing any etch pits formed
with a differential interference contrast microscope. To re-
veal threading dislocations in the Si0.22Ge0.78 top layer alloy,
a dilute Schimmel etchant was used,10 with a bulk etching
rate of 2.1 nm /s determined for 78% Ge. The TDD was ob-
tained from the average of 30 images each with an area of
8.2103 m2. After a 5 min Schimmel etch, a defect level
of 4.20.1106 cm−2 was measured. No dislocation
pileup or stacking fault formation was seen, although a
cross-hatch pattern is observed on the surface of the sample
both before and after etching. This cross-hatch pattern is
typical of graded structures due to the strain field generated
by misfit dislocation running in orthogonal directions during
growth of the graded layer.11 A separate wafer was grown to
evaluate the density of defects within the Ge base layer.
Since the reactivity of Schimmel etchant decreases as the Ge
fraction increases and it has virtually no effect on pure Ge, a
dilute iodine etchant12 was used. After a 15 s iodine etch, a
TDD of 2107 cm−2 was found, consistent with the defect
level found from TEM.
Having confirmed these low defect levels, the surface
rms roughness was assessed from an average of eight 10
10 m2 scans measured by a Veeco Nanoscope contact
mode atomic force microscope AFM. An average rms
value of 2.60.3 nm was found, with a maximum height
range of 16.32.2 nm. The cross-hatch pattern can now be
resolved in more detail and was determined to have an aver-
age wavelength of 1.50.2 m. This is seen to be the main
mechanism for roughening of the layers.
The relaxation and composition of the layers was deter-
mined by x-ray diffraction using a Philips X’pert MRD Pro
single crystal high resolution x-ray diffractometer. Recipro-
cal space maps RSMs were performed along the symmetri-
cal 004 and asymmetrical 224 orientations, which al-
lowed the in-plane and out-of-plane lattice parameters to be
calculated. The alignment of the peaks in the 004 scan Fig.
3a shows that there is minimal tilt to the epitaxial layers.
As there are two different constant composition layers, the
underlying relaxation of the Ge layer will influence the re-
laxation of the top alloy layer. The Ge layer is measured to
be 104.2% relaxed compared to the Si001 substrate. The
slight tensile strain incurred in the layer has been calculated
to result from the difference in thermal contraction of both
materials as they cool from the growth temperature. This is
represented in Fig. 3 by a deviation from the diagonal
dashed line that represents the full relaxation of a layer com-
pared to the Si substrate, whereas a fully pseudomorphic, and
hence compressively strained, layer is represented by the
vertical dashed line. The relaxation of the Si0.22Ge0.78 layer
was measured to be 107.3%0.2% relative to the Si sub-
strate. The relaxation of the Si0.22Ge0.78 layer can also be
compared to the underlying Ge layer. Within Fig. 3, the di-
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FIG. 2. A cross-sectional TEM image in the 220 diffraction condition.
Shown are dislocations confined to the RLG region but not penetrating
upwards.
FIG. 3. Color online a Symmetrical 004 RSM, there is no tilt of the
layers. b Asymmetrical 224 RSM, full relaxation of layers.
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the Ge layer and the vertical dotted line shows 100% strain.
A relaxation of 85.8%0.2% was calculated for the
Si0.22Ge0.78 layer compared to the Ge layer. After annealing
for 10 h at 750 °C, the relaxation increases slightly to
88.7%0.1% and 106.1%0.1%, relative to Ge and Si,
respectively. Again differential thermal contraction is respon-
sible for a small compressive strain, which partially explains
why the layer is not fully relaxed. As can be seen in both the
004 and the 224, a spreading of the peaks from the epi-
taxial layers is observed. This is due to the periodic strain
field, which arises from small monocrystalline blocks formed
from the crossing of misfit dislocations, termed “mosaicity.”
During growth, this mosaicity forms the undulations which
are more commonly know as crosshatch.
These RLG buffers can be compared to conventional
CVD grown linear graded buffers with no intermediate steps
where a TDD is reported in the range 106–107 cm−2 for
structures having an overall buffer thickness of over
8 m.6,13 When chemical mechanical polishing CMP is
employed within a forward graded structure TDD values of
105 cm−2 are reported.8 If a thick constant composition layer
is deposited instead of grading of any kind, a TDD of
108 cm−2 will arise.5 We have found that a grading rate of
31% /m can be used to obtain well relaxed, low TDD, and
smooth buffers. The optimum structures, with a total thick-
ness of just 2.8 m above the Si wafer, have a high degree
of relaxation and a relatively low TDD of 4.20.1
106 cm−2. Buffers grown by forward grading from Si have
been shown to use an optimal grading rate, which is slower,
typically 10% /m, and make a much greater change in lat-
tice parameter, hence they are much thicker, relieve more
strain energy, and have a comparable TDD of around
106 cm−2. The low grading rate is required to limit nucleation
of dislocations and ensure that relaxation occurs through the
glide of dislocations. Isaacson et al.14 suggest the dislocation
nucleation regime is partly temperature limited; however, in
our RLG buffers, there is already a reasonably high disloca-
tion content at the top of the Ge layer and, as the energy for
dislocation glide is lower than the energy of dislocation
nucleation, we suggest that dislocation glide is the main
mechanism for strain relief in the reverse graded layer. As
glide dominates, rather than nucleation, we speculate the
higher growth temperatures can be used that suppress further
dislocation nucleation, which reduces the strain field associ-
ated with dislocations, resulting in reduced surface roughen-
ing. Further evidence for the importance of dislocation glide
in the graded region is that the TDD reaching the top
Si0.22Ge0.78 surface is much lower than that at the Ge surface;
however, further reduction of the final TDD is still limited by
the number of threading dislocations in the underlying Ge
layer. The higher growth temperature along with the fact that
under tensile strain a smoother surface is achieved9 avoids
the vicious cycle6 of surface morphology affecting disloca-
tion glide, producing pileup, which in turn reduces the local
growth rate around arrested dislocations and creates a
rougher surface. Most importantly, the rms surface roughness
in the RLG buffers, of 2.60.3 nm is at least a factor of
6 lower than in previous works.6,7 In an attempt to produce
smoother layers, Bogumilowicz et al.8 employed a midg-
rowth CMP step after linearly grading to 50% Ge. After
CMP, the rms roughness was 0.4 nm, but continued growth
to 75% Ge again increased the roughness to 15 nm. Thus the
RLG buffers are shown to be comparable in terms of full
relaxation of the layer and relatively low TDD, but
considerably thinner and much better in terms of surface
morphology compared to conventional forward graded
substrates.5,6,13
Reverse grading has previously been exploited on low
composition structures to produce thin buffers with low
TDD.15,16 In that case, there was no relaxed underlayer and
the abrupt step to higher Ge content was used to nucleate
misfit dislocations at the interface to the Si substrate. Re-
sidual strain in the reverse grading region was thought to act
as threading dislocation filters.16 By contrast, the technique
outlined here uniquely incorporates a high-quality fully re-
laxed Ge layer underneath the RLG region and enables high
Ge composition buffers to be developed.
In summary, an innovative approach to grading for high-
composition Si1−xGex /Si001 VSs has been proposed. The
structures were grown using RP-CVD and a range of char-
acterization techniques have been applied. A high degree of
relaxation was obtained with a comparatively low TDD of
4.2106 cm−2, compared to forward graded structures typi-
cally with TDDs of 106–108 cm−2. The higher grading rate
of 27.5% /m resulted in a much thinner structure of
2.8 m when compared to similar structures of over 8 m.
Finally a surface rms roughness of 2.6 nm has been
achieved, six times lower than traditional forward grading.
These encouraging results show the potential of using re-
verse grading as part of the platform for strained Ge layers.
The technique could similarly be applied to produce VSs for
highly strained silicon, or SiGe, by varying the initial seed
layer.
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